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For high-voltage (HV) applications, the designers mostly prefer the classical DCeDC boost converter.
However, it lacks due to the limitation of the output voltage by the gain transfer ratio, decreased efﬁ-
ciency and its requirement of two sensors for feedback signals, which creates complex control scheme
with increased overall cost. Furthermore, the output voltage and efﬁciency are reduced due to the self-
parasitic behavior of power circuit components. To overcome these drawbacks, this manuscript provides,
the theoretical development and hardware implementation of DCeDC step-up (boost) power converter
circuit for obtaining extra output-voltage high-performance. The proposed circuit substantially improves
the high output-voltage by voltage-lift technology with a closed loop proportionaleintegral controller.
This complete numerical model of the converter circuit including closed loop P-I controller is developed
in simulation (Matlab/Simulink) software and the hardware prototype model is implemented with
digital signal processor (DSP) TMS320F2812. A detailed performance analysis was carried out under both
line and load regulation conditions. Numerical simulation and its veriﬁcation results provided in this
paper, prove the good agreement of the circuit with theoretical background.
© 2014 Karabuk University. Production and hosting by Elsevier B.V. This is an open access article under
the CC BY-NC-ND license (http://creativecommons.org/licenses/by-nc-nd/3.0/).1. Introduction derived from classical DCeDC buck power converter conﬁgurationThe classical DCeDC step-up (boost) power converter drasti-
cally suffers the restricted output-voltage due to the transfer gain
ratio. Both output-voltage and efﬁciency are further reduced due
to the self-parasitic behavior of the power circuit components.
Moreover, two sensors (voltage and current) which are essential
for control algorithm, increases the complexity and overall cost of
the system when subjected to high-voltage applications [1e4].
Voltage-lift technology (i.e. additional passive (inductor/capacitor)
components inclusion), implemented in power circuit design of
electronic components is integrated to DCeDC power circuit sys-
tem recently [1e8]. This provides an opportunity to design extra
high-voltage (EHV) DCeDC power circuit, which actuallyanaban).
ersity.
d hosting by Elsevier B.V. This is a[9e11].
Alternate solutions are also found in literatures to increase the
output voltage, particularly on isolating the load side in order to
ensure high-voltage operation of the DCeDC converter [12e14],
while others were focused on [15e18].
▪ The boot-strap capacitors
▪ Power-conditioning circuits
▪ High-frequency transformers
The main drawback of these HV power converters are reduced
efﬁciency and increased ripple in output waveforms. Although the
isolated DCeDC power converters operate safely in HV applica-
tions, yet they are costlier and bulky in size due to inclusion of
transformer. Furthermore, in case of utilization of the dynamically
slow systems such as battery and fuel cell, the overall efﬁciency and
the response of the system will be decreased in comparison to
transformer-less conﬁguration.n open access article under the CC BY-NC-ND license (http://creativecommons.org/
S. Padmanaban et al. / Engineering Science and Technology, an International Journal 18 (2015) 163e170164The performance of the proposed EHV power circuit is advan-
tageous in comparison to classical DCeDC conﬁguration [1,2] as:
▪ Increased voltage transfer (k) gain ratio
▪ Wide range of control and reduced ripple components at the
outputs
▪ Increased power density as well as efﬁciencyFig. 1. (a) Investigated extra high voltage (HV) DCeDC boost power converter conﬁguration
(c) Equivalent power converter circuit conﬁguration during switch turned OFF period.▪ Required closed loop PeI controller with one sufﬁcient sensor
(voltage feedback)
The numerical simulation software (Matlab/Simulink) model of
the entire converter system based on governing equations is used
for the operational modes of EHV power circuit unit and the
analytical development of the entire system. The hardware proto-
type is implemented with complete controller algorithmwritten in; (b) Equivalent power converter circuit conﬁguration during switch turned ON period;
Table 1
Comparative performances emphasis the proposed DCeDC boost power converter
with classical boost power converter.
Converter type Output voltage (V0)
(Volts)
Output current (i0)
(Amps)
S. Padmanaban et al. / Engineering Science and Technology, an International Journal 18 (2015) 163e170 165TMS320F2812 processor. Analyses are carried out on both line and
load variations to determine the performance of the whole EHV
DCeDC converter system. Numerical simulations with experi-
mental veriﬁcation results provided in this paper matches closely
with the analytical predictions.Classical converter V0 ¼ [k/(1  k)]$V1 i0 ¼ [(1  k)/k]$i1
Proposed converter V0 ¼ [4/(1  k)]$V1 i0 ¼ [(1  k)/4]$i12. EHV boost power converter conﬁguration
EHV DCeDC boost power circuit diagram shown in Fig. 1(a),
represents that the converter consists of N-channel MOSFET as
static switch S, diodes (D, D1, … , D13), voltage-lift circuit with an
inclusion of additional capacitors (C, C1, … , C4) and inductors (L, L0,
… , L3). The voltage-lift gain is obtained by the capacitors (C2, C3 &
C4). The capacitor voltage (VC) is built-up by the gain transfer ratio
with the four times of the battery input voltage VS (VC0 ¼ VC1).
Fig. 1(a) indicates the voltage and current ﬂow directions in the
circuit. When the circuit operates in the continuous conduction
mode, it is assumed that all components are ideal and capacitors
are large enough. The load voltage (V0), load current (I0), supply
voltage (V1) and supply current (i1) of the power circuit are depicted
in the same Fig. 1(a) and its complete analytical predictions are
provided in the next section.Table 2
Comparative performances emphasis the simulation result of the proposed power
circuit with classical power circuit unit (steady-state rated condition).
Duty ratio (k) Output voltage (V0)
Classical converter
Output voltage (V0)
Proposed topology
0.1 1.11 44.44
0.2 2.5 50
0.3 4.28 57.14
0.4 6.66 66.66
0.5 10 80
0.6 15 100
2/3 19.999 120
0.7 23.33 133.33
0.8 40 200
0.9 90 4003. Analysis of converter operating modes
Fig. 1(b) explains and provides the details about the instant at
which the switch S is turned ON and its corresponding equivalent
circuit. At this moment, the instantaneous input current (i1-source
current) gets equal to sum of all capacitor and inductor currents
except iC0 and iC1. The load current (IO-load) ﬂows through the
circuit depending on the summation of the battery supply voltage
V1 and the capacitor voltage VC. In this circumstance, the capacitors
C2, C3 and C4 are charged by the input voltage and increase all
inductor currents.
Fig. 1(c) represents about the instant at which the switch S is
turned OFF and its corresponding equivalent circuit. The instanta-
neous input current (i1-source current) equals to zero at this in-
terval. The inductors present in the voltage-lift part which is
located on the left-hand side of capacitor C (L1, L2, L3 and L) store the
energy, while the capacitor C2, C3 and C4 discharges the stored
energy. Therefore, corresponding directions that are leading to
charge the capacitor C are shown in the Fig. 1(c). At this situation,
the current (iL0) ﬂows through the load over the inductor and de-
creases the current with all the inductors. In steadyestate condi-
tion, the average inductor voltage will exist over a period as given
below:
VC0 ¼ V0 (1)
When switch Sis turned ON, the circuit voltages appear as:
VC2 ¼ VC3 ¼ VC4 ¼ V1 (2)
that also yields:
V0 ¼ VC1 ¼ VC þ V1 (3)
It should be noted that, the inductor current IL is increased
during the period when the switch S is turned ON and is decreased
during switch S is turned OFF. Therefore, the voltage components
V1 as well VL-OFF, which actually predicts the voltages across the
inductor L as:
kTV1 ¼ (1  k)$TVL-OFF (4)VL-OFF ¼ [k/(1  k)]$V1 (5)
Whereas, the voltages across inductors (L1, L2 and L3) are
determined as:
VL1-OFF ¼ [k/(1  k)]$V1 (6)
VL2-OFF ¼ [k/(1  k)]$V1 (7)
VL3-OFF ¼ [k/(1  k)]$V1 (8)
The capacitor voltage VC and output voltage V0 are analytically
predicted from Fig. 1(c) as:
VC ¼ VC-OFF ¼ VL-OFF þ VL1-OFF þ VL2-OFF þ VL3-OFF þ VC2 þ VC3þ VC4(9)
VC ¼ 4k/(1  k)$V1 þ 3V1 (10)
V0 ¼ VC þ V1 (11)
V0 ¼ [4/(1  k)]$V1 (12)
Gain transfer ratio of output current and output voltage are
predicted as:
i0 ¼ [(1  k)/4]$i1, (13)
M0 ¼ 4/(1  k). (14)
Finally, the average voltages and currents are described as:
VC ¼ [(3 þ k)/(1  k)]$V1, (15)
VC1 ¼ V0, (16)
VC2 ¼ VC3 ¼ VC4 ¼ V1. (17)
iL0 ¼ i0, (18)
iL ¼ [k/(1  k)]$i0, (19)
Fig. 2. Schematic circuit of simpliﬁed closed loop control strategy for power conversion unit under line/load regulation.
S. Padmanaban et al. / Engineering Science and Technology, an International Journal 18 (2015) 163e170166iL1 ¼ iL2 ¼ iL3 ¼ iL þ iL0 ¼ [1/(1  k)]i0. (20)
Table 1 explains the comparison between the EHV DCeDC boost
proposed converter with the classical DCeDC boost converter with
respected to voltage-life transfer gain k for better clariﬁcation. In
addition, Table 2 proves the efﬁciency of the proposed power circuit
in comparisonwith the classical DCeDC boost converter. It is noted
that the classical one varies its output voltage from 1.11 V to 90 V
with the set duty ratio k variation ranges from 0.1 to 0.9 and battery
input voltage is 10 V respectively, while the proposed power circuit
varies its output voltage from 44.44 V to 400 V.
Fig. 2 shows the closed loop P-I controller scheme for the power
circuit and notably consists of one voltage sensor feedback without
having any additional sensing unit for current. The feedback signal
obtained from the DC load voltage is then compared with the set
reference voltage Vdc. Hence the obtained error between the set
reference and feedback signal is applied to the P-I controller to
compensate the available error. The manipulated signal provided
by the P-I controller deﬁnes the set duty ratio k for pulse-width
modulation (PWM) generator. The achieved set duty ratio k is
then compared with the high frequency ramp-signal to provide
controlled pulses for the static switch S. The controller parameters
(P-proportional gain, I-integral gain) are ﬁne-tuned to get the set
reference DC voltage under different perturbation conditions. The
P-I regulator transfer function are given by G (s) ¼ 0:065011ðsþ9000Þs
(simulation) and G (s) ¼ 2:8ðsþ12000Þs (hardware), parameter are
obtained based on bode plot technique and design concepts pro-
vided by [10,20].Fig. 3. Hardware prototype module of extra HV DCeDC boost power converter with
DSP TMS320F2812 processor in closed loop operation.Fig. 3 elaborates the hardware prototypemodel implementation
based on TMS320F2812 processor with N-channel MOSFET
(IRFPC60 version) EHV DCeDC power converter circuit. A set of
numerical simulation as well as experimental results obtained are
provided and discussed in detail in the next section.4. Implementation and analysis of proposed DCeDC boost
converter
a) Simulation and experimental results
Table 3, indicates the parameters taken into account for the
numerical simulation test as well as experimental veriﬁcations.
Inductance and capacitance values are determined with respect to
the criteria of 5% (<2 mV) output ripple requirement as per IEEE
standards [1,19].
Figs. 4 and 5 shows the simulated and experimental results at
the rated condition of the set reference output voltage 120 V with
the load resistance of 44U and duty ratio k ¼ 2/3 (constant) of the
proposed EHV DCeDC power converter. It is observed from the
experimental result that the output voltage is slightly lower than
the set reference and settles at 119.8 V with the negligible loss of
200 mV, which is caused by the self-parasitic effects of power cir-
cuit that is practically appreciable. This conﬁrms that the output
voltage closely matches (simulation/experimental) and veriﬁes the
prediction given by Eq. (12) at k ¼ 2/3.
Correspondingly, Figs. 6 and 7 shows the output currents such as
the simulated (2.7272 A) and experimental (2.722 A) observed.
Obviously a small deviation is noticeable with the experimental
result, as explained above due to the parasitic effects, which veriﬁes
the prediction given by Eq. (13) and satisﬁes the power-circuit laws.
Figs. 8 and 9 shows the output voltages where both the simu-
lated (120 V) and experimental (119.8 V) results are obtained under
same line and load perturbation condition. It is noticed that the
output voltage stabilized at 0.005 s (simulated) and 0.625secTable 3
Parameters taken for simulation and hardware prototype for investigations.
Parameter Value
Input voltage (V1) 10 V
Inductance (L) 100 mH
Capacitance (C) 5 mF
Load resistance (R) 44 U
Duty ratio (k) 2/3
Switching (FSW) 50 KHz
Digital processor DSP TMS 320F2812
N-channel MOSFET (IRFPC60) VDSS ¼ 600 V,
RDS(ON) ¼ 0.40 U,
ID ¼ 16 A
Fig. 4. Output voltage of extra HV DCeDC boost power converter with transient
behavior (Simulation).
Fig. 5. Output current of extra HV DCeDC boost power converter with transient
behavior (Simulation).
Fig. 6. Output voltage of extra HV DCeDC boost power converter with transient
behavior (Experimental).
Fig. 7. Output current of extra HV DCeDC boost power converter with transient
behavior (Experimental).
Fig. 8. Output voltage of extra HV DCeDC boost power converter with line-load
regulation behavior (Simulation).
Fig. 9. Output current of extra HV DCeDC boost power converter with line-load
regulation behavior (Simulation).(experimental) by the closed-loop controller when the battery
voltage represents a step variation from 10 V to 9 V.
Although the load resistance varies from 48 U to 44 U in the
same analytical testing, the output voltage retains the same value of
120 V (set reference) in simulation and settles at 0.005 s, whereas
the 119.8 V experimental result settles at 0.850 s as shown in Figs. 8
and 9 respectively. It is observable from experimental test, that the
settling time required are little higher than simulated ones due to
the parasitic effects. However, the output voltages of both the
simulated and experimental results closely match and thereby
verify the prediction given in Eq. (12).Fig. 10. Output voltage of extra HV DCeDC boost power converter with line-load
regulation behavior (Experimental).
Fig. 11. Output current of extra HV DCeDC boost power converter with line-load
regulation behavior (Experimental).
S. Padmanaban et al. / Engineering Science and Technology, an International Journal 18 (2015) 163e170168Figs. 10 and 11 correspondingly depict both the simulated and
experimental output currents under the same line and load
perturbation conditions. As expected both the simulated (2.5 A)
and experimental (2.495 A) output currents remain the same
value irrespective of variation in DC input voltage (battery) from
10 V to 9 V which settles at 0.005 s (simulated) and 0.625 s
(experimental) respectively. Furthermore, if the load resistance is
varied from 48 U to 44 U, load current increases from 2.5 A to
2.7272 A which gets settle at 0.005 s in the simulation, where as in
the experimental study it increases from 2.495 A to 2.722 A and
gets settle at 0.850 s. It is observed that the settling time slightly
higher in case of experimental result due to self-parasitic nature
and thereby it is practically appreciable. In addition, in this case
both the simulated and experimental results closely match and
thereby verify the prediction given in Eq. (13) by satisfying the
power-circuit laws.
Further, a complete set of performance outputs obtained from
numerical simulation and experimental tests are summarized inTable 4
Investigated output performance indices of numerical simulation and hardware prototyp
Duty ratio
(k)
Output voltage
(VO) volt
Output current
(i0) amp
Output power
(PO) watt
Inpu
(V1)
Simulation study performances
0.1 44.44444 1.010101 44.89338 10
0.2 50 1.136364 56.81818 10
0.3 57.14286 1.298701 74.2115 10
0.4 66.66667 1.515152 101.0101 10
0.5 80 1.818182 145.4545 10
0.6 100 2.272727 227.2727 10
2/3 120 2.7272 327.264 10
0.7 133.3333 3.030303 404.0404 10
0.8 200 4.545455 909.0909 10
0.9 400 9.090909 3636.364 10
Experimental study performances
0.1 44.24444 1.004901 44.46129 10
0.2 49.8 1.131164 56.33195 10
0.3 56.94286 1.293501 73.65566 10
0.4 66.46667 1.509952 100.3614 10
0.5 79.8 1.812982 144.6759 10
0.6 99.8 2.267527 226.2992 10
2/3 119.8 2.722 326.094 10
0.7 133.1333 3.025103 402.7421 10
0.8 199.8 4.540255 907.1429 10
0.9 399.8 9.085709 3632.466 10
Bold values represent parameter taken for experimental and simulation task in closed oTable 4. All operating conditions (duty cycle variation k ¼ 0.1e0.9)
the converter performed with efﬁciency of 100% in simulation and
99% in experimental test with reduced ripple content of 0.22% in
simulation and 0.43% in experimental test at the outputs is
observed. Finally, the both simulation and experimental test pa-
rameters, the output voltage (VO), output current (iO) and efﬁciency
(h) from the Table 4 are shown in three-dimensional (radar plot)
view given by Fig. 12, to conﬁrms the results (simulation/experi-
mental) obtained are very closely matched.
Complete investigation test conﬁrms that the proposed con-
verter produce high efﬁciency, due to the fact that inclusion of
additional passive (L, C) components. This actually reduces the
several parasitic effects (L, R, C, and MOSFET switching, conduction
etc.) [21], i.e. losses and increases the voltage transfer ratio gain k,
which is actually proved in Eq. (12). It is veriﬁed by the generated
outputs of hardware prototype having losses in the range of milli-
amplitude which is practically appreciable. Also, DSP has its own
sampling rate to interface with external hardware modules in
real time, still the outputs settles less than 1 s in all investigated
test.
b) Power Loss Analysis of Proposed DCeDC Converter
In literatures, the parasitic effects due to inductance are
neglected in investigations of DCeDC converters. Hence, the RC
time constant of converter is always comparable to the switching
frequency to attain high efﬁciency. Therefore, the small parasitic
inductance is considered, the results could differ and the induc-
tance connected in the circuit, the current can be expressed by the
following equation [21]:
iðtÞ ¼ VO
R
e
t
RC þ ILoad (21)
where, VO is the initial voltage difference between the voltage
source and the voltage across the capacitor. By considering the
parasitic inductor, the input current is given by:e testing.
t voltage
volt
Input current
(i1) amp
Input power
(P1) watt
% Efﬁciency
(h)
% Ripple
4.489338 44.89338 100 0.238
5.681818 56.81818 100 0.235
7.42115 74.2115 100 0.233
10.10101 101.0101 100 0.22
14.54545 145.4545 100 0.22
22.72727 227.2727 100 0.22
32.7264 327.264 100 0.22
40.40404 404.0404 100 0.22
90.90909 909.0909 100 0.22
363.6364 3636.364 100 0.22
4.466227 44.66227 99.55 0.486
5.655818 56.55818 99.6 0.478
7.391436 73.91436 99.65 0.472
10.06634 100.6634 99.7 0.466
14.50385 145.0385 99.75 0.441
22.67527 226.7527 99.8 0.432
32.664 326.64 99.83 0.431
40.33471 403.3471 99.85 0.431
90.80509 908.0509 99.9 0.431
363.4284 3634.284 99.95 0.431
peration.
Fig. 12. Output performances of simulation and experimental test in 3D (radar plot)
response. [X-axis: Output voltage (VO) (50 v/div), Y-axis: Output current (iO) (50 amp/
div), Z-axis: Efﬁciency (h) (50 amp/div)].
Fig. 14. Normalized switching loss versus inductance variation.
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where, ILoad þ IO and VO are the initial current and initial voltage
difference between the input voltage and capacitor. The conductionFig. 13. Normalized conduction loss versus inductance variation.loss of the circuit is directly proportional to the square of the rms
value. Based on the above equations, one can easily numerically
calculate the ratio of rms current over the average current based on
the different parameters, and fromwhich the loss can be calculated.
The conduction losses of the MOSFET can be calculated by:
PCOND: ¼ I2ONRDS;ON (24)
where, ION is the drain current of the MOSFET, when it is ON state,
RDS;ON is the drain-source resistance of the MOSFET, when it is ON
state. Therefore, to obtain the average value of the conduction loss,
the above Eq. (24) simply multiply by the duty ratio (k) of the
MOSFET.
The switching losses of the MOSFET are due to the non-zero
product of the drain current (ID) and drain to source voltage
(VDSS). If the MOSFET were an ideal switch, the rise- and fall time of
the current and voltage would be zero and would not have any
switching loss. Then, switching losses can be calculated by:
PSW ¼
TSW;ONVOFF IONFSW
2
þ TSW;OFFVOFF IONFSW
2
(25)
where, VOFF is the drain source voltage of the MOSFET, when it is
OFF state, TSW ;ON , TSW ;OFF are the time to turn the MOSFET ON and
OFF state, and FSW is the switching frequency. From Table 3, N-
channel MOSFET ON state resistance RDS (0.4U), C each capacitor
(5 mF), L each inductor (100 mH), and Fs switching frequency
(50 kHz) with duty ratio k ¼ 2/3 (i.e. TSW ;ON ¼ 2=3*1=50 KHz,
TSW ;ON ¼ 1=3*1=50 KHz) set for calculate the losses by Eqs. (24) and
(25).
Figs. 13 and 14 depicts the variation of normalized conduction
and switching loss when parasitic L changes (simulation/experi-
mental). It is observed, that the conduction losses are dramatically
reduced with variation of inductance proﬁle (at 100 mH). Relatively,
the switching loss is reduced and minimal at the resonant point (at
100 mH) and further increased with variation of inductance proﬁle.
It is concluded that, the increasing parasitic effects of power con-
verters can be overcome by inclusion of additional passive com-
ponents (L and C i.e. voltage lift technique) within the power circuit
without any additional external compensation network/circuitry
[1e9,21].
Finally, the obtained performances higher output voltage and
higher efﬁciency, reduced % ripple and faster settling time (Table 4),
which veriﬁes that the proposed DCeDC converter (hardware
S. Padmanaban et al. / Engineering Science and Technology, an International Journal 18 (2015) 163e170170prototype) has better power density factor as per standard [22e24].
Proving exact viability for parasitic compensation and suits the
high voltage industrial needs.
5. Conclusion
Experimental implementation of hardware prototype EHV
DCeDC boost power converter based on DSP TMS320F2812 process
controller is described along with the relevant theoretical valida-
tions in this manuscript. The DCeDC power converter circuit inte-
grated with the voltage-lift technology generates a high
performance output-voltage compared to the conventional DCeDC
boost converter whereas the duty ratio remains the same. This
approach signiﬁcantly overcomes the parasitic effects and reduces
ripples at the output waveforms (voltage/current). A close loop
controller with only one voltage sensor feedback, algorithm is
developed to maintain the output voltage requirements under the
line and load perturbation conditions. Simulation results provided
in this manuscript are in accordance with the experimental results
that are veriﬁed by the theoretical predictions. Hence the analyzed
EHV DCeDC converter is suitable for the industrial applications,
where the high-voltage becomes mandatory with reduced ripple at
the output.
Acknowledgment
We authorswould like to acknowledge and convey our gratitude
for making this publication possible by NPRP grant # [NPRP X-033-
2-007] from the Qatar National Research Fund (a member of Qatar
Foundation). The statements made herein are solely the re-
sponsibility of the authors.
References
[1] P. Sanjeevikumar, K. Rajambal, Extra high voltage DCeDC boost converters
with simpliﬁed control strategy, Int. J. Modeling and Simulation 2008 (2008)
8. Hindawi Publishing Corporation, US, Article ID 593042.
[2] P. Sanjeevikumar, B. Geethalakshmi, DCeDC buck converter operated in boost
mode for high voltage applications, in: Proc. National Level Power Engineering
Conference (MEPPCON'06), MEPPCO Schlenek Engineering College, India,
2006, pp. 195e199.
[3] K. Ramash Kumar, S. Jeevananthan, Design and implementation of reduced
order sliding mode controller plus proportional double integral controller for
negative output elementary super lift Luo-converter, Trans. IET Power Elec-
tronics 6 (5) (2013) 974e989.
[4] K. Ramash Kumar, S. Jeevananthan, Modelling and implementation of ﬁxed
switching frequency sliding mode controller for negative output elementary
super lift Luo-converter, Trans. IET Power Electronics 5 (8) (2012) 1593e1604.[5] K. Ramash Kumar, S. Jeevananthan, Analysis, design and implementation of
hysteresis modulation sliding mode controller for negative output elementary
boost converter, Int. J. Electric Power Comp. Systems (IJEPCS) 40 (2) (2012)
292e311. Taylor & Francis Publications.
[6] Y. He, F.L. Luo, Analysis of Luo converter with voltage lift technique, Proc. IEE
Conf Power Appl. 152 (5) (Sept. 2005).
[7] F.L. Luo, Y. Hong, Positive output super-lift converters, Trans. IEEE Power
Electronics 18 (1) (January 2003) 105e113.
[8] Luo, F.L., Chen, X.F. “Self-Lift DC-DC Converters”, Proc. IEEE Power Electronics
drives and Energy Systems for Industrial Growth (IEEE-PEDES'98), vol. 1,
pp.441e446, 1e3 December 1998.
[9] Luo, F.L. “Luo-Converters, A Series of New DC-DC Step-up (Boost) Circuit” Proc.
IEEE Power Electronics and drives Systems (IEEE-PEDS'97), Singapore, pp.
582e588, 26e29 May, 1997.
[10] Katsuhiko Ogata, Modern Control Engineering, 2nd ed., Prentice-Hall of India
Private Limited, New Delhi, 1996.
[11] K.M. Medley, S. Cuk, Dynamics of one cycle controlled Cuk converter, Trans.
IEEE Power Electronics 10 (6) (1995) 634e639.
[12] K.-I. Hwu, T.-J. Peng, High-voltage-boosting converter with charge pump
capacitor and coupling inductor combined with buck-boost converter, Trans.
IET Power Electronics 7 (1) (January 2014) 177e188.
[13] Changwoo Yoon, Joongeun Kim, Sewan Choi, Multiphase DCeDC converters
using a boost-half-bridge cell for high-voltage and high-power applications,
Trans. IEEE Power Electronics 26 (2) (February 2011) 381e388.
[14] M. Nymand, M.A.E. Andersen, High-efﬁciency isolated boost DCeDC converter
for high-power low-voltage fuel-cell applications, Trans. IEEE Industrial
Electronics, 57 (2) (February 2010) 505e514.
[15] C.S. Leu, Pin-Yu Huang, Ming-Hui Li, A novel dual-inductor boost converter
with ripple cancellation for high-voltage-gain applications, Trans. IEEE In-
dustrial Electronics 58 (4) (April 2011) 1268e1273.
[16] L.H.S.C. Barreto, P. Peixoto Praca, D.S. Oliveira, R.N.A.L. Silva, High-voltage gain
boost converter based on three-state commutation cell for battery charging
using PV panels in a single circuit stage, Trans. IEEE Power Electronics 29 (1)
(January 2014) 150e158.
[17] C.S. Leu, Ming-Hui Li, A novel current-fed boost converter with ripple
reduction for high-voltage circuit applications, Trans. IEEE Industrial Elec-
tronics 57 (6) (June 2010) 2018e2023.
[18] K.I. Hwu, C.F. Chuang, W.C. Tu, High voltage-boosting converters based on
bootstrap capacitors and boost inductors, Trans. IEEE Industrial Electronics 60
(6) (June 2013) 2178e2193.
[19] M.H. Rashid, Power Electronics Circuits, Devices and Applications, second ed.,
Prentice-Hall, USA, 1993.
[20] Darko Ostoji, A Multilevel Converter Structure for Grid-Connected PV Plants
[Ph.D. theses], in: XXII Cycle, University of Bologna, Italy, March 2010.
Available online: http://www.die.ing.unibo.it/dottorato_it/Ostojic/Tesi_
Ostojic.pdf.
[21] Miaosen Shen, Fang Zheng Peng, Leon M. Tolbert, Multilevel DCeDC power
conversion system with multiple DC sources, Trans. IEEE Power Electronics,
23 (1) (2008) 420e426.
[22] Johann Kolar, Uwe Drofenik, Juergen Biel, Marcelo Heldwein, Hans Ertl,
Thomas Friedli, et al., PWM converter power density barriers, IEE J. Trans. Ind.
Appl. 128 (4) (2008) 1e14.
[23] A. Matthew Porter, An Investigation of DCeDC Converter Power Density Using
Si and SiC MOSFETS, U.S.N.A., Trident Scholar Project Report, no. 391, United
States Naval Academy, Annapolis, Maryland, 2010.
[24] Jeff Ham. “Thermal considerations: assuring performance of Vicor's maxi,
mini, micro series high-density DCeDC converter modules”, The Power Bench,
Published by Vicor Corporation, Andover, MA 01810, pp. 1e3.
